Techniques for Power and Reliability Optimization of CMOS Logic
für 44.10€ kaufen ··· 9783848409624 ··· 1036118685 ··· As the transistors became smaller in size and the systems became faster, issues like power consumption, signal integrity, soft error tolerance, and testing became serious challenges. There is an increasing demand to put CAD tools in the design flow to address these issues at every step of the design process. First part of this research investigates circuit level techniques to reduce power consumption in digital systems. In second part, improving soft error tolerance of digital systems is considered as a trade off problem between power and reliability and a power aware dynamic soft error tolerance control strategy is developed. The objective of this research is to provide CAD tools and circuit design techniques to optimize power consumption and to increase soft error tolerance of digital circuits. Multiple supply and threshold voltages are used to reduce power consumption. Variable supply and threshold voltages are used together with variable capacitances to develop a dynamic soft error tolerance control scheme. Hersteller: LAP Lambert Academic Publishing Marke: LAP Lambert Academic Publishing EAN: 9783848409624 Kat: Hardcover/Naturwissenschaften, Medizin, Informatik, Technik/Technik/Elektronik, Elektrotechnik, Nachrichtentechnik Lieferzeit: Sofort lieferbar Versandkosten: Ab 20¤ Versandkostenfrei in Deutschland Icon: https://www.inforius-bilder.de/bild/?I=AnASxIMb0y70QA%2BwnKwj4puvGJvXgt%2FrJR%2BnliOd3jY%3D Bild:
Affiliate Marketing
AdHoc MeldungenAffiliate & PublisherAdvertiser & MerchantAcademyAntwortenArtikelsucheAdventskalender
AffilitivProduktdatenPreisvergleich
